Abstract
This paper presents a low-power speed-scalable 8bit Successive Approximation Register (SAR) ADC implemented in 0.18-μm CMOS. By designing a compact asynchronous controller and a charge-sharing DAC, the power consumption can be linearly scaled with the conversion speed. A maximum power dissipation of 28.4 μW and 0.019 mm 2 total area make this ADC ideal for highly integrated wireless sensor nodes. The measured ENOB at Nyquist frequency at 4 MS/s is 7.3 bit, corresponding to a general FoM of 46 fJ/conv.-step. The embedded asynchronous controller allows the ADC to achieve the same energy efficiency over a wide conversion speed from 100 kS/s to 4 MS/s. © 2011 IEEE.