Abstract
A wide-range, low-power delay-locked loop based (DLL-based) frequency multiplier with the PMOS active load and adaptive body biasing (ABB) circuit is proposed. Adding the PMOS active load in the delay cells has the inductive-peaking effect to increase the operation frequency range. With the clocked-power ABB current mode logic (CML) exclusive-OR (XOR) circuit, the frequency multiplier can achieve power saving to 54.9% compared with convention CML XOR circuits. This is achieved by reducing the supply voltage to 1v and dc-level of the differential inputs, while maintaining the original swing of differential outputs. The frequency multiplier can generate N times of frequency of the input clock when the number of delay cells (N) in the Voltage Control Delay Line (VCDL) is even. The proposed DLL-based frequency multiplier can operate from 80MHz to 2.64GHz using 0.18μm CMOS process. The measured peak-to-peak jitters of the DLL core are 30.56ps at 330MHz and 70ps at 80MHz. The power consumption and jitter of the proposed frequency multiplier at 2.64GHz are 27.79mW and 23.5ps, respectively. © 2008 IEEE.