Logo image
A Sub-THz Frequency Doubler with Quadrature Outputs in 40-nm CMOS
Conference paper

A Sub-THz Frequency Doubler with Quadrature Outputs in 40-nm CMOS

Ho-Chun Chang, Hong-Shen Chen, Yung-Shun Huang and Jenny Yi-Chun Liu
2021 IEEE International Symposium on Radio-Frequency Integration Technology, RFIT 2021
08/2021

Abstract

CMOS frequency doubler local oscillator quadrature phase sub-THz Computer Networks and Communications Electrical and Electronic Engineering Instrumentation
A sub-THz frequency doubler with quadrature outputs is demonstrated in a 40-nm CMOS technology. The proposed scheme facilitates a local frequency generator operating near the maximum oscillation frequency of the technology. An impedance transformation network provides high impedance at the 2nd harmonic frequency, rejects the desired signal from feeding back and enhances the fundamental rejection ratio (FRR). The quadrature outputs can be adopted in quadrature phase modulation transceivers. The proposed doubler shows a conversion gain of-11.3 dB and-12.3 dB at the quadrature outputs, with a frequency range from 170 GHz to 184 GHz. The maximum output power is-8 dBm. The FRR better than 40 dB guarantees the output signal quality.

Metrics

1 Record Views

Details

Logo image