Abstract
A 5V-only CMOS 4Mb NAND EEPROM with high-speed block-page programming circuits and on-chip test circuits for evaluating the NAND structured cell is described. This high density EEPROM has successfully demonstrated the applicability of these techniques for microcomputer applications which require a large non-volatile memory system with low power consumption. © 1989 IEEE.