A pipelined VLSI architecture for Reed-Solomon decoding

Conference paper

Jah-Ming Hsu and Chin-Liang Wang

1995 International Workshop on HDTV, p.7A.25

1995

Abstract

VLSI;Reed-Solomon decoding

1 Record Views

Title: A pipelined VLSI architecture for Reed-Solomon decoding
Creators - without role: Jah-Ming Hsu
Chin-Liang Wang - 國立清華大學電機資訊學院電機工程學系
Publication Details: 1995 International Workshop on HDTV, p.7A.25
Identifiers: 9957771713406774
Academic Unit: Institute of Communications Engineering, College of Electrical Engineering and Computer Science, National Tsing Hua University
Language: Traditional Chinese
Resource Type: Conference paper