Logo image
A sizing methodology for the charge noise reduction of a comparator
Conference paper

A sizing methodology for the charge noise reduction of a comparator

Kuo-Hsin Lai, Shi-Yu Huang and Pei-Chia Chiang
International Journal of Electrical Engineering, Vol.13(1), pp.1-7
02/2006

Abstract

Charge Injection Noise Comparator Resolution Technology Migration Transistor Sizing
We present a methodology to reduce the charge injection noise for an offset-free comparator, so as to achieve a higher resolution. Our method incorporates an algorithm that automatically searches for the optimal transistor sizes of a switch in the comparator. The values of this methodology are in two aspects. First of all, it takes away from designers the burden of sizing the transistors. Secondly, it is fully automatic and could ease the technology migration process. Experimental results show that the resolution of the comparator could be improved by an order of magnitude through this methodology.

Metrics

1 Record Views

Details

Logo image