Logo image
An 8μW 100kS/s successive approximation ADC for biomedical applications
Conference paper

An 8μW 100kS/s successive approximation ADC for biomedical applications

Yung-Jui Chen, Kea-Tiong Tang and Wai-Chi Fang
2009 IEEE/NIH Life Science Systems and Applications Workshop, LiSSA 2009, pp.176-178
2009

Abstract

A successive approximation analog-to-digital converter (SA-ADC) for biomedical application is presented. It is based on 0.18-μm standard CMOS technology and operates at low supply voltage at 1V. Boosted switch for sample-and-hold stage, split capacitor array for DAC, and clocked rail-to-rail comparator are used to achieve low-power consumption. The ADC has signal-to-noise-and-distortion ratio of 53dB for supply voltage of 1V, at sampling rate of 100kS/s and power consumption of 8μW. © 2009 IEEE.

Metrics

1 Record Views

Details

Logo image