Logo image
Black-box leakage power modeling for cell library and SRAM compiler
Conference paper

Black-box leakage power modeling for cell library and SRAM compiler

Chun-Kai Tseng, Shi-Yu Huang, Chia-Chien Weng, Shan-Chien Fang and Ji-Jan Chen
Proceedings -Design, Automation and Test in Europe, DATE, pp.637-642
2011

Abstract

Leakage Power Estimation Leakage Power Modeling SRAM Compiler Standard Cell Library
In this paper, we present an automatic leakage power modeling method for standard cell library as well as SRAM compiler. For this problem, there are two major challenges - (1) the high sensitivity of leakage power to the temperature (e.g., the leakage power of an inverter can be different by 19.28X when temperature rises from 25°C to 100°C in 90nm technology), and (2) the large number of models to be built (e.g., there could be 80,835 SRAM macros supported by an SRAM compiler). Our method achieves high accuracy efficiently by two formula-based prediction techniques. First of all, we incorporate a quick segmented exponential interpolation scheme to take into account the effects of the temperature. Secondly, we use a MUX-oriented linear extrapolation scheme, which is so accurate that it allows us to build the leakage power models for all SRAM macros based on linear regression using only the simulation results of 9 small-sized SRAM macros. Experimental results show that this method is not only accurate but also highly efficient. © 2011 EDAA.

Metrics

1 Record Views

Details

Logo image