Logo image
Cell-based programmable phase shifter design for pulsed radar SoC
Conference paper

Cell-based programmable phase shifter design for pulsed radar SoC

Jinn-Yann Liu, Shi-Yu Huang and Ta-Shun Chu
Proceedings - 2015 IEEE 11th International Conference on ASIC, ASICON 2015, 7517031
19/07/2016

Abstract

Delay-Locked Loop Phase-Locked Loop Programmable Phase Shifter Radar SoC Timing Resolution
For a pulsed Radar SoC, the programmable phase shifter is a critical timing control unit as it dictates the time-of-arrival, i.e., the interval between the timing a pulse signal is launched and the timing an echo pulse is sampled. A pulsed Radar SoC often sweeps this timing parameter (from a smaller value to a larger value) to set the distance of detection of an object in a scanning fashion from the center of the Radar towards the outer regions. In this paper, we demonstrate that such a programmable phase shifter can be designed with only standard cells, while being able to control the time-of-arrival in 10,000 steps with a step size of 10ps within a wide tunable range of [0ns, 10ns]. Measurements results in a 65nm process are reported.

Metrics

1 Record Views

Details

Logo image