Logo image
Economic analysis of built-in self-test for logic and memory cores
Conference paper

Economic analysis of built-in self-test for logic and memory cores

J.-M. Lu and C.-W. Wu
Proc. 10th VLSI Design/CAD Symp., pp.203-206
08/1999

Abstract

Economic;built-in self-test;logic;memory cores

Metrics

1 Record Views

Details

Logo image