Logo image
Low Power Bus Architecture Synthesis under Performance Constraints
Conference paper

Low Power Bus Architecture Synthesis under Performance Constraints

P.-H. Yeh and T.-C. Wang
Proceedings of VLSI Design/CAD Symposium
2005

Abstract

Low Power Bus Architecture Synthesis;Performance Constraints

Metrics

1 Record Views

Details

Logo image