Logo image
Minimizing test energy for C-testable iterative logic arrays
Conference paper

Minimizing test energy for C-testable iterative logic arrays

S.-A. Hwang and C.-W. Wu
Int. Conf. on Comp. Sys. Technology for Ind. Applications/Chip Technology, pp.139-145
04/1998

Abstract

Minimizing;C-testable;logic arrays

Metrics

1 Record Views

Details

Logo image