Logo image
Nano-scaled Ge FinFETs with low temperature ferroelectric HfZrOx on specific interfacial layers exhibiting 65% S.S. reduction and improved ION
Conference paper

Nano-scaled Ge FinFETs with low temperature ferroelectric HfZrOx on specific interfacial layers exhibiting 65% S.S. reduction and improved ION

C.-J. Su, Y.-T. Tang, Y.-C. Tsou, P.-J. Sung, F.-J. Hou, C.-J. Wang, S.-T. Chung, C.-Y. Hsieh, Y.-S. Yeh, F.-K. Hsueh, …
Digest of Technical Papers - Symposium on VLSI Technology, pp.T152-T153
07/2017

Abstract

Electrical and Electronic Engineering
Ge n- and p-FinFETs with different interfacial layer ferroelectric HfZrO <sub>x</sub> (IL-FE-HZO) gate stacks have been demonstrated systematically by various annealing conditions for the first time. Microwave annealing (MWA) not only shows enhanced FE characteristics but also suppresses the gate leakage and Ge interdiffusion compared with conventional rapid thermal annealing (RTA). While HZO on Al <sub>2</sub> O <sub>3</sub> IL results in paraelectric behavior, HZO on GeO <sub>x</sub> IL exhibits significant FE. High I <sub>on</sub> /I <sub>off</sub> (> 107) and low subthreshold slope (S.S. ∼ 58 mV/dec.) are demonstrated by a Ge nFinFET with a gate length (L <sub>g</sub> ) of 60 nm and a FE-HZO/GeO <sub>x</sub> gate stack.

Metrics

1 Record Views

Details

Logo image