Abstract
A global router for gate array design is presented. The status of the routing area is represented as matrix. Rip-up and reroute operations are emulated as matrix operations. A rip-up and reroute global router, called TRACER, which is based on the simulated evolution technique, has been implemented using this representation scheme. Experimental results show that TRACER's routing quality is better than that of all the other approaches.