Logo image
Optimal circuit clustering with variable interconnect delay
Conference paper

Optimal circuit clustering with variable interconnect delay

C.N. Sze and Ting-Chi Wang
Proceedings - IEEE International Symposium on Circuits and Systems, Vol.4
2002

Abstract

The paper aims at extending the circuit clustering algorithm in [1] to handle a more sophisticated delay model, which practically takes variable interconnect delay into account. Our delay model is particularly applicable in allowing the back-annotation of actual delay information to drive the clustering process. We first show that the algorithm in [1] fails to produce optimal solution for this delay model. In order to solve the problem, a generalized algorithm based on an extension of the algorithm in [1] is proposed such that the problem can be solved optimally while the polynomial time complexity is maintained.

Metrics

1 Record Views

Details

Logo image