Logo image
Power minimization for dynamic PLAs
Conference paper

Power minimization for dynamic PLAs

Tzyy-Kuen Tien, Chih-Shen Tsai, Shih-Chieh Chang and Chingwei Yeh
Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, Vol.2, pp.1010-1013
2005

Abstract

In this paper, we propose a new dynamic PLA structure which incorporates super product lines. A super product line adds the NAND functionality on top of the NOR structure, thus lowering the switching activities in the product lines as well as power consumption. Since there are many candidates for super product lines, we have developed a CAD algorithm based on the maximum weighted matching to find optimal solution. The post simulation results show significant reduction in power consumption. On the average, the power consumption can be saved 58.9% and the delay overhead is merely 1.6% for 18 circuits. © 2005 IEEE.

Metrics

1 Record Views

Details

Logo image