Abstract
This paper presents a method for circuit reliability evaluation. Based on the study of device reliability, a sub-circuit describing the device degradation after high-voltage stress is proposed. This model allows circuit reliability of VCOs to be evaluated and provides higher degree of freedom for circuit designers.