Logo image
Scalable security processor design and its implementation
Conference paper

Scalable security processor design and its implementation

Chen-Hsing Wang, Jen-Chieh Yeh, Chih-Tsun Huang and Cheng-Wen Wu
2005 IEEE Asian Solid-State Circuits Conference, ASSCC 2005, pp.513-516
2006

Abstract

Electrical and Electronic Engineering Electronic Optical and Magnetic Materials
This paper presents a security processor to accelerate cryptographic processing in modern security applications. Our security processor is capable of popular cryptographic functions such as RSA, AES, hashing and random number generation, etc. With proposed Crypto-DMA controller, data gathering and scattering become flexible for security processing, using a simple descriptor-based programming model. The architecture of the security processor with its core-based platform is scalable and configurable for security variations in performance, cost and power consumption. Different number of data channels and crypto-engines can be used to meet the specifications. In addition, a DFT (design for test) platform is also implemented for the design-test integration. The security processor has been fabricated (using UMC 0.18μm CMOS technology) and measured. The core area is 3.899mm × 2.296mm (525K gates approximately) and the operating clock rate is 66MHz. © 2005 IEEE.

Metrics

1 Record Views

Details

Logo image