Logo image
Simultaneous constrained pin assignment and escape routing for FPGA-PCB codesign
Conference paper

Simultaneous constrained pin assignment and escape routing for FPGA-PCB codesign

Seong-I Lei and Wai-Kei Mak
Proceedings - 21st International Conference on Field Programmable Logic and Applications, FPL 2011, pp.435-440
2011

Abstract

With the increasing complexity of circuit design in recent years, the pin assignment and escape routing problems for FPGA on a PCB have become greatly difficult due to the fast increase in pin count and density. Most existing works only focus on either the FPGA pin assignment problem or the PCB escape routing problem independently but cannot handle them simultaneously. In this paper, we propose an integer linear programming (ILP) based method to simultaneously solve the pin assignment and escape routing problems for FPGA-PCB codesign. Because of the underlying network structure of our formulation, we can solve the problem efficiently. Experimental results demonstrate that our method can achieve an average 54.5% wirelength improvement over the common two-stage approach. © 2011 IEEE.

Metrics

1 Record Views

Details

Logo image