Logo image
VLSI architecture for discrete wavelet transform based on B-spline factorization
Conference paper

VLSI architecture for discrete wavelet transform based on B-spline factorization

Chao-Tsung Huang, Po-Chih Tseng and Liang-Gee Chen
IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation, Vol.2003-January, pp.346-350
2003
Appears in  keyword about Art

Abstract

Art Channel bank filters Chaos Convolution Digital signal processing Discrete wavelet transforms Filter bank Finite impulse response filter Spline Very large scale integration
Based on B-spline factorization, a new category of architectures for the discrete wavelet transform (DWT) is proposed. The B-spline factorization mainly consists of the B-spline part and the distributed part. The former is proposed to be constructed by use of a Pascal implementation. The latter is the only part requiring multipliers and can be implemented with type-I or type-II polyphase decomposition. Since the degree of the distributed part is usually designed as small as possible, the proposed architectures could need fewer multipliers than previous arts, but more adders would be required. However, many adders can be implemented with small area and low speed because only a few adders are on the critical path. Two cases of the JPEG2000 defaulted (9,7) filter and the (6,10) filter are given to demonstrate the efficiency of the proposed architectures. © 2003 IEEE.

Metrics

1 Record Views

Details

Logo image