Logo image
GPart: A GNN-Enabled Multilevel Graph Partitioner
會議論文集

GPart: A GNN-Enabled Multilevel Graph Partitioner

Magi Chen 和 Ting-Chi Wang
Proceedings of the 62nd Annual ACM/IEEE Design Automation Conference, 頁碼.1-7
ACM Conferences
DAC '25: 62nd Annual ACM/IEEE Design Automation Conference
2025
Web of Science ID: WOS:001672958600008

摘要

Computer systems organization Computer systems organization -- Architectures Computer systems organization -- Architectures -- Other architectures Computer systems organization -- Architectures -- Parallel architectures Computer systems organization -- Architectures -- Parallel architectures -- Multicore architectures Computing methodologies Computing methodologies -- Parallel computing methodologies Mathematics of computing Mathematics of computing -- Discrete mathematics Mathematics of computing -- Discrete mathematics -- Graph theory Mathematics of computing -- Discrete mathematics -- Graph theory -- Graph algorithms Software and its engineering Software and its engineering -- Software notations and tools Software and its engineering -- Software notations and tools -- Compilers Theory of computation Theory of computation -- Design and analysis of algorithms Theory of computation -- Design and analysis of algorithms -- Graph algorithms analysis Theory of computation -- Design and analysis of algorithms -- Graph algorithms analysis -- Dynamic graph algorithms
This paper introduces GPart, a scalable multilevel framework for graph partitioning that integrates GNN embeddings with efficient coarsening and refinement techniques. On the Titan23 benchmarks, GPart achieves a cut size reduction of 34.13% to 42.92% over METIS and improves cut size by 9.30% on selected DIMACS benchmarks compared to G-kway. Furthermore, experiments on the Titan23 benchmarks show that GPart reduces normalized memory usage by 24.6x compared to GAP and 12.4x compared to GenPart. Unlike existing GNN-based methods, which require large hidden layers and substantial memory, GPart's multilevel architecture reduces hidden layer sizes, significantly optimizing memory efficiency.

相關連結

詳細資料

Logo image