Logo image
Realizing deep-submicron gap spacing for CMOS-MEMS resonators with frequency tuning capability via modulated boundary conditions
會議論文集

Realizing deep-submicron gap spacing for CMOS-MEMS resonators with frequency tuning capability via modulated boundary conditions

W.-C. Chen, M.-H. Li, W. Fang 和 S.-S. Li
Proceedings of the IEEE International Conference on Micro Electro Mechanical Systems (MEMS), 頁碼.735-738
2010

摘要

Boundary conditions CMOS integrated circuits Mechanical engineering Mechanics Microelectromechanical devices Reactive ion etching Stiffness Tuning CMOS-MEMS DC bias Deep sub-micron Frequency shift Frequency variation Frequency-tuning Gap spacing Mechanical boundaries Motional impedance Pull in effects Pull-in Tuning mechanism Resonators
Integrated CMOS-MEMS array resonators have been demonstrated that takes advantage of pull-in effect to surmount limitations of CMOS foundry process and attains electrode-to-resonator gap spacing at a deep-submicron range, leading to much smaller motional impedance compared to conventional CMOS-MEMS technologies, while possessing unique frequency tuning capability by modulating their mechanical boundary conditions. With the increase of applied dc-bias which simultaneously serves for functions of pull-in and resonator operation, the upward frequency shift of resonance caused by boundary condition ("BC") change offers opposite tuning mechanism to well-known effect of electrical stiffness. As a result, frequency variation induced by BC-modulation and electrical-stiffness would yield a frequency-insensitive region under a certain dc-bias. ©2010 IEEE.

檔案與連結 (1)

url
https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952758508&doi=10.1109%2fMEMSYS.2010.5442301&partnerID=40&md5=8f9ffd915fe0645ff40f369886903087檢視

相關連結

指標

1 檢視次數

詳細資料

Logo image