Abstract
We propose an efficient hardware architecture for deblocking filter in H.264/AVC. We use a novel filtering order that results in significant saving in both filtering time and local memory usage. Compared with state-of-the-art designs, our architecture delivers the fastest level of performance while using much less memory. We have integrated the hardware deblocking filter into an H.264/AVC main profile decoder and verified it with an FPGA prototype.