Logo image
A Simulation-based Redundancy Identification in Combinational Circuits
Thesis

A Simulation-based Redundancy Identification in Combinational Circuits

Yi-Yuan Huang
Masters, 國立清華大學, 資訊工程學系
2006

Abstract

冗餘線路 組合電路 最佳化 redundant combinational circuit optimization
Redundancy removal is an important operation in combinational logic optimization. Traditional redundancy identification algorithms are based on automatic test pattern generation algorithms. However, automatic test pattern generation algorithms spend much CPU time to determine if a fault on a wire is untestable, and thus redundant. To determine if a wire is redundant is not easy, however, to determine if a wire is irredundant is much easier. In this thesis, we present an efficient redundancy identifier such that irredundant wires can be easily filtered out. The experimental results show that the presented method can identify all irredundant wires in most benchmark circuits.

Metrics

1 Record Views

Details

Logo image