Skip to content
Back
Thesis
A Trellis Min-Max Layered Non-Binary LDPC Decoder Architecture Using Compressed Storage
Huang, Hung-Jen
Masters, 國立清華大學, 電機工程學系所
2016
Share
Export
Abstract
Related links
Metrics
Details
Abstract
非二進位低密度同位檢查碼
訊息壓縮
交織最小最大值演算法
nonbinary low-density parity-check codes
message compression
trellis min–max algorithm
abstract hide
Related links
Metrics
1
Record Views
Details
Title
A Trellis Min-Max Layered Non-Binary LDPC Decoder Architecture Using Compressed Storage
Translated title
A Trellis Min-Max Layered Non-Binary LDPC Decoder Architecture Using Compressed Storage
Creators
Huang, Hung-Jen
Contributors
Ueng,Yeong-Luh (Advisor)
Awarding Institution
國立清華大學, 電機工程學系所; Masters
Theses and Dissertations
Masters, 國立清華大學, 電機工程學系所
Language
English
Resource Type
Thesis
Date published
2017
Show the rest
Details