Abstract
We propose an IP-based prototype for H.264 main profile decoding. Our design methodology consists of not only IP-level but also system-level design flow. We use several SOC development environments for different verification purposes. We also describe our implementation result on an ARM platform using the proposed methodology. The hardware core consists of 6 IP blocks, each implemented by a fellow master student. Its average performance is better than 768 cycles/MB.