Abstract
This paper proposes the first automatic approach to simultaneously generate Cycle Accurate and Cycle Count Accurate transaction level bus models. As TLM (Transaction Level Modeling) is proven an effective design methodology to manage ever-increasing complexity of system level designs, researchers often exploit various abstraction levels to gain either simulation speed or accuracy. Consequently, designers time and again wearily re-write and perform consistency check for different abstraction level models of the same design. To ease the work, we propose a novel correct-by-construction method that automatically and simultaneously generates multiple transaction level bus models for system simulation that can be both fast and accurate. The proposed approach relieves designers from tedious work for model refinement and error-prone consistency check.