Abstract
This paper presents a continuous-time bandpass sigma delta modulator (BPSDM) for digital IF receiver in 0.18um CMOS technology. The sampling rate of the design can achieve 400 MS/s, and the IF is designed at 100MHz. The bandwidth is 3.84MHz. The high IF and wide bandwidth design can be applied for digital IF receiver architecture in modern wireless communication systems.