Abstract
Because of the exponential growth of complexity of design, verification becomes the bottleneck of the design flow. We present a framework called IRVG (Intelligent Random Vector Generator) which can deals with combinational and sequential circuits to generate efficient input vectors. We also present a measurement to measure the effectiveness of random based simulation. Finally, we experiment with the benchmarks of SIS. Obviously, our experimental results are better than the experimental results of uniform random simulation.