Logo image
A 4-Mb nand EEPROM with Tight Programmed Vt Distribution
期刊文章   同儕審查

A 4-Mb nand EEPROM with Tight Programmed Vt Distribution

Masaki Momobomi, Tomoharu Tanaka, Yoshihisa Iwata, Yoshiyuki Tanaka, Hideko Oodaira, Yasuo Itoh, Riichiro Shirota, Kazunori OhuchiFujio Masuoka
IEEE Journal of Solid-State Circuits, 卷.26(4), 頁碼.492-496
1991

摘要

Electrical and Electronic Engineering
This paper describes a 5-V-only 4-Mb (512K×8 b) nand EEPROM with tight programmed threshold voltage (V t ) distribution, controlled by a novel program verify technique. A tight programmed V t distribution width of 0.8 V for the 4-Mb cell array is achieved. By introducing a compact row-decoder circuit, the die size of 7.28 mm × 15.31 mm is accomplished using 1.0-pm design rules. A unique twin p-well structure has made it possible to realize low-power 5-V-only erase/program operation easily and 100K cycle endurance. © 1991 IEEE

相關連結

指標

1 檢視次數

詳細資料

Logo image