Logo image
A high-density MTP cell with contact coupling gates by pure CMOS logic process
期刊文章   同儕審查

A high-density MTP cell with contact coupling gates by pure CMOS logic process

Haw-Yun Wu, Cheng-Wei Tsai, Chiu-Wang Lien, Y.-D. ChihChrong Jung Lin
IEEE Electron Device Letters, 卷.32(10), 頁碼.1352-1354
10/2011

摘要

Contact coupling logic nonvolatile memory (NVM) multitime programmable (MTP) Electrical and Electronic Engineering Electronic Optical and Magnetic Materials
In this letter, we propose a new fully logic-process-compatible multitime programmable (MTP) memory cell for high-density logic nonvolatile memory (NVM) applications. A very small logic NVM MTP cell has been demonstrated on pure 0.18-μm CMOS process and logic design rules without extra masking and process steps. The MTP cell can be efficiently programmed and erased with a novel tiny contact coupling structure. Very small cell size, fast programming speed, and superior reliability characteristic make the new contact coupling gate MTP cell be one of the most promising solutions in advanced logic NVM application. © 2011 IEEE.

相關連結

指標

1 檢視次數

詳細資料

Logo image