Logo image
A new high-density twin-gate isolation one-time programmable memory cell in pure 28-nm CMOS logic process
Journal article   Peer reviewed

A new high-density twin-gate isolation one-time programmable memory cell in pure 28-nm CMOS logic process

Woan Yun Hsiao, Ping Chun Peng, Tzong-Sheng Chang, Yu-Der Chih, Wu-Chin Tsai, Meng-Fan Chang, Tun-Fei Chien, Ya-Chin King and Chrong-Jung Lin
IEEE Transactions on Electron Devices, Vol.62(1), pp.121-127
01/01/2015

Abstract

Antifuse high-k dielectric breakdown logic nonvolatile memory (NVM) one-time programmable (OTP) memory.
A new and compact high-k dielectric breakdown one-time programmable (OTP) cell in pure 28-nm high-k metal gate (HKMG) process is proposed. By adopting a self-aligned twin-gate isolation (TGI) made by merged gate spacer, the new OTP cell can operate independently with a very small cell area. Fabricated by a pure 28-nm HKMG CMOS logic process, this OTP cell successfully achieves an ultrasmall cell size of 0.0441 μ m 2 on 28-nm HKMG CMOS logic platform. Using high-k dielectric breakdown as its program mechanism, the antifuse TGI OTP memory has more than three orders of ON/OFF read window with a low program voltage of 4 V in 20 μ s. Furthermore, a highly density 64-kbit TGI OTP array has been fabricated and successfully demonstrates the new superior isolation and reliability performances.

Metrics

1 Record Views

Details

Logo image