摘要
VLSI implementation of a configurable power-efficient MIMO detector is proposed to support 44 spatial multiplexing and modulation from QPSK to 64-QAM. A novel tree search algorithm is proposed to enable the detector to provide soft outputs and to be implemented in parallel and pipelined hardware architecture. The frame error rate (FER) of the detector approaches the quasi-optimal sphere decoder, with 0.5-dB degradation. Moreover, the proposed detector can operate at the optimal voltage under different configurations and detect/recover timing error at run time by a novel adaptive voltage scaling technique with double sampling circuitry. The proposed detector, using TSMC 0.18m single-poly six-metal CMOS process with a core area of 1.171.17 mm2, provides fixed throughput of 45Mbps in 64-QAM configuration, 120Mbps in 16-QAM configuration, and 60Mbps in QPSK configuration. The normalized power efficiency of the design for 64-QAM and 16-QAM configurations is 1.56Mbps/mW and 2.53Mbps/mW, respectively. Compared with the conservative margin-based design, the proposed design achieves a 48.8% power saving. Copyright © 2012 Hsiao-Chi Wang et al.