Logo image
A simulation study of dispatch rules for reducing flow times in semiconductor wafer fabrication
期刊文章   同儕審查

A simulation study of dispatch rules for reducing flow times in semiconductor wafer fabrication

Yi-Feng HungIng-Ren Chen
Production Planning and Control, 卷.9(7), 頁碼.714-722
01/1998

摘要

Dispatch rules Production scheduling Semiconductor manufacturing management Computer Science Applications Strategy and Management Management Science and Operations Research Industrial and Manufacturing Engineering
Semiconductor wafer fabrication involves very complex process routing. and reducing flow times is very important. This study reports a search for better dispatch rules for achieving the goal of reducing flow times. while maintaining high machine utilization. We explored a new simulation-based dispatch rule and a queue prediction dispatch rule. Using simulation experiments and an industrial data set. we also compared several other dispatch rules commonly used in semiconductor manufacturing with our proposed dispatch rules. Among these rules. in addition to the simulation-based dispatching rule. the shortest-remaining-processing-time. earliest-due-dateand least-slack rules also performed well in terms of reducing flow times. The reasons behind these good rules are discussed in this paper. Based on the previous works and this study. accurately predicting and effectively utilizing future flow times can improve the quality of production management decisions. © 1998, Taylor & Francis Group, LLC. All rights reserved.

相關連結

指標

1 檢視次數

詳細資料

Logo image