Logo image
Defect Dynamics in Silicon-Doped HfO2-Based Front-End-of-Line FeFETs: Insights From Low-Frequency Noise on Doping Concentration, Interfaces, and Write Cycling
期刊文章   同儕審查

Defect Dynamics in Silicon-Doped HfO2-Based Front-End-of-Line FeFETs: Insights From Low-Frequency Noise on Doping Concentration, Interfaces, and Write Cycling

Yannick Raffel, Daniel Hessler, Gautham Kumar, Ricardo Olivo, Luca Pirro, Talha Chohan, Konrad Seidel, Raik Hoffmann, Deepanshi Bhatnagar, Apu Das, …
IEEE transactions on electron devices, 卷.72(6), 頁碼.3307-3313
01/06/2025

摘要

Doping FeFETs flicker noise Fluctuations Hafnium compounds hafnium oxide (HfO2) main noise source Performance evaluation scattering factor Silicon silicon (Si) Zirconium zirconium (Zr) Iron Noise Scattering
This article comprehensively examines the defect distribution and dynamics through low-frequency noise (LFN) characteristics in hafnium-oxide (HfO2)-based ferroelectric field-effect transistors (FeFETs). We delve into the intricate effects of varying silicon (Si) doping levels of the hafnium (Hf)-based ferroelectric, the choice of interfacial layer (IL) materials, and the implications of write cycling on LFN performance. Our findings indicate that increased Si doping levels significantly reduce carrier mobility fluctuations while preserving stable and consistent defect distributions. Notably, devices incorporating silicon-oxynitride (SiON) as an IL between Si channel and HfO2 improve the noise immunity of FeFETs compared with those with Si dioxide as an IL, a benefit attributed to enhance defect passivation properties present in SiON. In addition, the advantages and dependencies of different doping concentrations, as well as two different interface materials related to the noise behavior, are discussed with regard to the physical view of the flicker noise investigation method based on the model of Ghibaudo. Moreover, the endurance testing reveals a crucial shift in defect distributions, transitioning from predominantly bulk traps to a predominance of interface traps. This shift directly impacts the memory window's (MW) closure, potentially influencing device performance over prolonged use. This study ultimately contributes valuable insights toward optimizing FeFET technology, particularly in the context of advanced memory applications, paving the way for more reliable and efficient memory storage solutions.

相關連結

指標

1 檢視次數

詳細資料

Logo image