Logo image
Demonstration of CMOS Integration with High-Voltage Double-Implanted MOS in 4H-SiC
期刊文章   同儕審查

Demonstration of CMOS Integration with High-Voltage Double-Implanted MOS in 4H-SiC

Jheng-Yi Jiang, Jia-Ching Hung, Kang-Min Lo, Chih-Fang Huang, Kung-Yen LeeBing-Yue Tsui
IEEE Electron Device Letters
2020

摘要

CMOS DMOS Inverter Inverters MOSFET Propagation delay Ring oscillator Ring oscillators SiC Silicon carbide Substrates Temperature measurement Electronic Optical and Magnetic Materials Electrical and Electronic Engineering
In this work, we demonstrate CMOS integration that is fully compatible with a commercial double-implanted MOS (DMOS) process in 4H-SiC without requiring additional masks and cost. The characteristics of the NMOS, the PMOS, the CMOS inverter, and the ring oscillators are measured up to 175oC. Propagation delay is reduced from 117 ns at room temperature to 17.8 ns at 175oC, thanks to the increased current capability of both the NMOS and the PMOS. The body effect from the high substrate voltage on the PMOS is also investigated. The characteristics of the PMOS and the CMOS inverter are measured for a substrate voltage up to 800 V. The propagation delay for the ring oscillator is also measured when the substrate voltage is 300 V.

相關連結

指標

1 檢視次數

詳細資料

Logo image