Logo image
Direct Formation of Stable 1T' Molybdenum Telluride (MoTe 2 ) by Laser Annealing Processes as Robust Contacts for High-Performance Molybdenum Disulfide (MoS 2 ) Field Effect Transistors
期刊文章   開放取用(OA)   同儕審查

Direct Formation of Stable 1T' Molybdenum Telluride (MoTe 2 ) by Laser Annealing Processes as Robust Contacts for High-Performance Molybdenum Disulfide (MoS 2 ) Field Effect Transistors

Yao-Zen Kuo, Ming-Jin Liu, Paul Albert Sino, Po-Chien Lai, Chia-Chen Chung, Yu-Chieh Hsu, Tzu-Yi Yang, Ruei-Hong Cyu, Feng-Chuan Chuang, Hao-Chung Kuo, …
ACS applied materials & interfaces, 卷.17(42), 頁碼.58520-58531
22/10/2025
PMID: 41084843
Web of Science ID: WOS:001594336100001

摘要

high-temperature stability MoS2 field-effect transistor CMOS compatibility semimetal electrodes 1T′-MoTe2 laser annealing
Semimetals, with their low density of states near the Fermi level, effectively suppress metal-induced gap states, enabling near-zero Schottky barrier heights in two-dimensional (2D) field-effect transistors (FETs). However, the low melting point of semimetals (Bi, Sb) limits the applications of 2D FETs at high temperatures. Here, we introduce a robust semimetal contact strategy for high-performance MoS FETs, based on continuous-wave laser annealing of elemental metals (Bi, Mo, Pt, W) and tellurium to form metal tellurides. Specifically, the phase of molybdenum telluride (1T'/2H) can be prepared under different laser parameters. In particular, large-area, high-crystallinity films of stable 1T'-MoTe can be synthesized uniformly, and source/drain electrodes of 1T'-MoTe are formed directly from elemental Mo and Te without damaging the underlying MoS . Electrical characterization shows that MoS FETs with 1T'-MoTe contacts match the performance of Bicontacted devices and maintain device uniformity over large areas. Moreover, 1T'-MoTe electrodes sustain excellent on/off ratios of ∼10 after an annealing temperature at 400 °C and ∼10 after 500 °C, whereas Bi contacts fail at 400 °C. This laser annealing approach offers a scalable method to fabricate robust electrodes for 2D transistors, paving the way for high-temperature CMOS applications.

檔案與連結 (1)

url
https://doi.org/10.1021/acsami.5c12868檢視
已出版(紀錄版本) 開放

相關連結

指標

1 檢視次數

詳細資料

Logo image