Logo image
Effect of wafer level underfill on the microbump reliability of ultrathin-chip stacking type 3D-IC assembly during thermal cycling tests
期刊文章   開放取用(OA)

Effect of wafer level underfill on the microbump reliability of ultrathin-chip stacking type 3D-IC assembly during thermal cycling tests

Chang-Chun Lee
Materials, 卷.10(10), 1220
10/2017

摘要

3D integrated circuits Finite element analysis Microbump reliability Temperature cycling test Wafer level underfill Materials Science (all)
The microbump (μ-bump) reliability of 3D integrated circuit (3D-IC) packaging must be enhanced, in consideration of the multi-chip assembly, during temperature cycling tests (TCT). This research proposes vehicle fabrications, experimental implements, and a nonlinear finite element analysis to systematically investigate the assembled packaging architecture that stacks four thin chips through the wafer level underfill (WLUF) process. The assembly of μ-bump interconnects by daisy chain design shows good quality. Results of both TCT data and the simulation indicate that μ-bumps with residual SnAg solders can reach more than 1200 fatigue life cycles. Moreover, several important design factors in the present 3D-IC package influence μ-bump reliability. Analytical results show that the μ-bump's thermo-mechanical reliability can be improved by setting proper chip thickness, along with a WLUF that has a low elastic modulus and a small coefficient of thermal expansion.

檔案與連結 (1)

url
https://doi.org/10.3390/ma10101220檢視
已出版(紀錄版本) 開放

相關連結

指標

1 檢視次數

詳細資料

Logo image