Logo image
Efficient built-in redundancy analysis for embedded memories with 2-D redundancy
期刊文章   同儕審查

Efficient built-in redundancy analysis for embedded memories with 2-D redundancy

Shyue-Kung Lu, Yu-Chen Tsai, Chih-Hsien Hsu, Kuo-Hua WangCheng-Wen Wu
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 卷.14(1), 頁碼.34-42
01/2006

摘要

Embedded memory Redundancy analysis Reliability Repair rate Yield Software Hardware and Architecture Electrical and Electronic Engineering
A novel redundant mechanism is proposed for embedded memories in this paper. Redundant rows and columns are added into the memory array as in the conventional approaches. However, the redundant rows and columns are divided into row blocks and column blocks, respectively. The reconfiguration is performed at the row (column) block level instead of the conventional row (column) level. Based on the proposed redundant mechanism, we first show that the complexity of the redundancy allocation problem is NP-complete. Thereafter, an extended local repair-most (ELRM) algorithm suitable for built-in implementation is proposed. The complexity of the ELRM algorithm is O(N), where N denotes the number of memory cells. According to the simulation results, the hardware overhead for implementing this algorithm is below 0.17% for a 1024 × 2048-b SRAM. Due to the efficient usage of the redundant elements, the manufacturing yield, repair rate, and reliability can be improved significantly. © 2006 IEEE.

相關連結

指標

1 檢視次數

詳細資料

Logo image