Logo image
Fabricating a micromould insert using a novel process
期刊文章

Fabricating a micromould insert using a novel process

R.-H. Chen, C.-C. Chang 和 C.-M. Cheng
International Journal of Advanced Manufacturing Technology, 卷.25(7-8), 頁碼.678-684
2005
Web of Science ID: WOS:000228978700007

摘要

Doping Electroforming ICP-RIE Micromould insert Microstructures PECVD Seed layer Doping (additives) Electric conductivity Electroforming High temperature effects Inductively coupled plasma Microstructure Plasma enhanced chemical vapor deposition Semiconductor materials Silicon wafers ICP-RIE Micromould insert Seed layers Structure layers Microelectromechanical devices
A new method of fabricating micromould inserts that is compatible with semiconductor manufacturing is proposed. Diffusion of phosphorous at a high temperature is first used to increase the electric conductivity of the surface of the silicon wafer to generate a silicon-based seed layer for electroforming. If the process temperature and the duration of doping with phosphorous are controlled, then the electric conductivity of this novel silicon-based seed layer can be expected to equal that of a metal seed layer. Then, a structure layer of amorphous silicon is successfully formed onto the silicon-based seed layer, by plasma enhanced chemical vapor deposition (PECVD). The structure layer has none of the defects that would be present if a metal seed layer were used to replace the silicon-based seed layer. Finally, a silicon-based master microstructure was created by using ICP-RIE to etch the structure layer. The silicon-based master has been demonstrated to be useable in successfully fabricating, by electroforming, a metal micromould insert with a large area and high aspect ratio. © Springer-Verlag London Limited 2004.

檔案與連結 (1)

url
https://www.scopus.com/inward/record.uri?eid=2-s2.0-17444410035&doi=10.1007%2fs00170-003-1889-2&partnerID=40&md5=b17a461f055f9502a1cdb40284d0feaa檢視

相關連結

指標

1 檢視次數

詳細資料

Logo image