Logo image
First Demonstration of Heterogeneous IGZO/Si CFET Monolithic 3-D Integration with Dual Work Function Gate for Ultralow-Power SRAM and RF Applications
期刊文章   同儕審查

First Demonstration of Heterogeneous IGZO/Si CFET Monolithic 3-D Integration with Dual Work Function Gate for Ultralow-Power SRAM and RF Applications

Shu-Wei Chang, Tsung-Han Lu, Cong-Yi Yang, Cheng-Jui Yeh, Min-Kun Huang, Ching-Fan Meng, Po-Jen Chen, Ting-Hsuan Chang, Yan-Shiuan Chang, Jhe-Wei Jhu, …
IEEE Transactions on Electron Devices, 卷.69(4), 頁碼.2101-2107
04/2022

摘要

Complementary field-effect-transistor (CFET) heterogeneous integration hybrid complementary metal-oxide-semiconductor (Hybrid CMOS) indium gallium zinc oxide (IGZO) Radio Frequency Integrated Circuit (RFIC) oxide semiconductor (OS) static random access memory (SRAM) vertically stacked Electronic Optical and Magnetic Materials Electrical and Electronic Engineering
In this article, heterogeneous complementary field-effect-transistor (CFET) constructed by vertically stacking amorphous indium gallium zinc oxide (a-IGZO) n-channel on poly-Si p-channel with their own dielectric layer and work function metal gate inverters were demonstrated. Meanwhile, high-frequency IGZO radio frequency (RF) devices with poly-Si as guard ring material simultaneously were fabricated in the same process. High fT and fmax IGZO Radio Frequency Integrated Circuits (RFICs) with the excellent on-off ratio need to be promoted by introducing fluorine-based gas. For the IGZO device in CFET, its threshold voltage can be tuned by the adjusted gate for ideal inverter operation at different supply voltage (VDD). Moreover, the swing of the IGZO transistor and the gain extracted from voltage transfer characteristic (VTC) curves can also be improved when the controlled gate and adjusted gate are connected as an input terminal, but the VTH tunability for the inverter is satisfied in the meantime. We also simulated 6T-SRAM circuit by SPICE model to further investigate the potential of an adjusted gate for optimizing the noise margin during SRAM operation.

相關連結

指標

1 檢視次數

詳細資料

Logo image