摘要
This paper presents the design and implementation of a joint interpolation-based QR decomposition and lattice reduction processor for the MIMO detection in 4 × 4 multiple-input multiple-output (MIMO) orthogonal frequency division multiplexing (OFDM) systems. The proposed algorithm considers the coherence bandwidth in the OFDM spectrum to reduce the computational complexity of the QR decomposition and lattice reduction. This study also proposes a MIMO preprocessing architecture and a time scheduling algorithm for allocating the tasks of the processing elements. The hardware analysis results show that the proposed design method yields the smallest area and processing time (AT) product compared to the baseline architectures under most channel environments. The proposed processor was designed and implemented in TSMC 90nm 1P9M CMOS technology. The proposed processor achieves at most 6.592 M matrix/s with 135.14 MHz clock speed and 220.68 K gates.