Logo image
Hierarchical system test by an IEEE 1149.5 MTM-bus slave-module interface core
期刊文章   同儕審查

Hierarchical system test by an IEEE 1149.5 MTM-bus slave-module interface core

Jin-Hua Hong, Chung-Hung TsaiCheng-Wen Wu
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 卷.8(5), 頁碼.503-516
10/2000

摘要

Software Hardware and Architecture Electrical and Electronic Engineering
An IEEE 1149.5 module test and maintenance (MTM) bus slave module interface core is presented, which is used for direct access from the system bus to the IEEE 1149.1 chip-level or on-chip buses to facilitate hierarchical system test and diagnosis. The hierarchical test methodology also is presented, which is applicable to the system-on-chip environment. All the standard 1149.1 instructions, such as SAMPLE/PRELOAD, EXTEST, BYPASS, and even RUNBIST, can be performed within three 1149.5 read/write-data message cycles. The messages are transmitted between the MTM-bus master module (M-module) and the slave module (S-module). We adopt the full test access port control method to activate the 1149.1 boundary-scan paths via the 1149.5 MTM-bus. Our S-module interface circuit implements 16 CORE commands and one read/write-data command. It has been prototyped using a field-programmable gate array chip and implemented by a full-custom chip. Hierarchical test of multiple 1149.1 compatible boards has been experimented and verified.

相關連結

指標

1 檢視次數

詳細資料

Logo image