Logo image
High Gamma Value 3D-Stackable HK/MG-Stacked Tri-Gate Nanowire Poly-Si FETs With Embedded Source/Drain and Back Gate Using Low Thermal Budget Green Nanosecond Laser Crystallization Technology
期刊文章   同儕審查

High Gamma Value 3D-Stackable HK/MG-Stacked Tri-Gate Nanowire Poly-Si FETs With Embedded Source/Drain and Back Gate Using Low Thermal Budget Green Nanosecond Laser Crystallization Technology

Chih-Chao Yang, W.-H. Huang, T.-Y. Hsieh, Tsung-Ta Wu, Hsing-Hsiang Wang, Chang-Hong Shen, Wen-Kuan Yeh, Jung-Hau Shiu, Yu-Hsiu Chen, Meng-Chyi Wu, …
IEEE Electron Device Letters, 卷.37(5), 頁碼.533-536
05/2016

摘要

laser crystallization low thermal budget monolithic 3D poly Si tri-gate nanowire Electronic Optical and Magnetic Materials Electrical and Electronic Engineering
Three-dimensional sequentially stackable high- k /metal-gate-stacked tri-gate nanowire poly-Si FETs with embedded source/drain (e-S/D) and back gate were demonstrated. The highly crystallized channel, fabricated by green nanosecond laser crystallization, chemical mechanical polish, and postsurface modification processes, enhances the electrical property of the tri-gate nanowire FET. The e-S/D structure reduces the contact and series resistances caused by the nanowire structure. Thus, the fabricated n/p-type tri-gate nanowire poly-Si FETs exhibit steep subthreshold swings (96/125 mV/decade), high ON-currents (232/110 μA/μm), and I <sub>ON</sub> I <sub>OFF</sub> ratio ( > 10 <sup>5</sup> ). Furthermore, the independent back gate with thin back gate oxide can easily adjust the threshold voltage of the tri-gate nanowire transistor and results in high gamma value (>0.05) FET realizing sequentially stacked and low V <sub>dd</sub> (0.6 V) operable inverter.

相關連結

指標

1 檢視次數

詳細資料

Logo image