Logo image
High-performance JPEG 2000 encoder with rate-distortion optimization
Journal article   Peer reviewed

High-performance JPEG 2000 encoder with rate-distortion optimization

Hung-Chi Fang, Yu-Wei Chang, Tu-Chih Wang, Chao-Tsung Huang and Liang-Gee Chen
IEEE Transactions on Multimedia, Vol.8(4), pp.645-653
08/2006

Abstract

Discrete wavelet transform Embedded block coding with optimized truncation HDTV Image compression JPEG 2000 Rate-distortion optimization
An 81 MSamples/s JPEG 2000 single-chip encoder is implemented on 5.5 mm 2 area using 0.25-μm CMOS technology. This IC can losslessly encode HDTV 720p resolution at 30 frames/s in real time. Three techniques are adopted: line-based discrete wavelet transform, parallel embedded block coding, and precompression rate-distortion optimization. The line-based discrete wavelet transform achieves the minimum external memory access, while the internal memory is reduced by a proper memory access scheme. The parallel embedded block coding increases the throughput and reduces the memory bandwidth with similar hardware cost comparing to conventional architectures. By accurately estimating bit rates, the precompression rate-distortion optimization reduces the required computational power and processing time of the embedded block coding since the code-blocks are truncated before compression. Experimental results show that this encoder has the highest throughput with the smallest area compared with other designs in the literature. © 2006 IEEE.

Metrics

1 Record Views

Details

Logo image