Abstract
In this paper we describe an expert system for a layout generation of random logic modules in a hierarchical CMOS VLSI design system. It applies a combination of rule and algorithmic-based techniques on a new layout style. Our new layout style utilizes silicon area more efficiently than the previously developed style. Experimental results have demonstrated the superiority of this expert system against various standard-cell systems and its competitiveness with human designers. © 1988 IEEE