Loop Dynamics Analysis of PAM-4 Mueller–Muller Clock and Data Recovery System

期刊文章

開放取用(OA)

秉璇謝, Kunal Yadav 和 Anthony Chan Carusone

IEEE Open Journal of Circuits and Systems

10/2022

摘要

Analog-to-digital converter (ADC)-based receiver;clock and data recovery;digital equalization;feed-forward equalizer (FFE);time interleaving

url

https://doi.org/10.1109/OJCAS.2022.3211844檢視

已出版(紀錄版本) 開放

1 檢視次數

題名: Loop Dynamics Analysis of PAM-4 Mueller–Muller Clock and Data Recovery System
創作者：: 秉璇謝 (作者) - Department of Electrical Engineering, National Tsing Hua University
Kunal Yadav (作者) - University of Toronto
Anthony Chan Carusone (作者) - University of Toronto
學術資源類型: 期刊文章
出版日期: 10/2022
出版資訊: IEEE Open Journal of Circuits and Systems
語言: 英語