Logo image
Modeling semiconductor testing job scheduling and dynamic testing machine configuration
Journal article   Peer reviewed

Modeling semiconductor testing job scheduling and dynamic testing machine configuration

Jei-Zheng Wu and Chen-Fu Chien
Expert Systems with Applications, Vol.35(1-2), pp.485-496
07/2008

Abstract

Genetic algorithm Intelligent manufacturing Machine configuration Scheduling Semiconductor final testing Timetabling
The overall flow of the final test of integrated circuits can be represented by the job shop model with limited simultaneous multiple resources in which various product mixes, jobs recirculation, uncertain arrival of jobs, and unstable processing times complicate the problem. Rather than relying on domain experts, this study aims to develop a hybrid approach including a mathematical programming model to optimize the testing job scheduling and an algorithm to specify the machine configuration of each job and allocate specific resources. Furthermore, a genetic algorithm is also developed to solve the problem in a short time for implementation. The results of detailed scheduling can be graphically represented as timetables of testing resources in Gantt charts. The empirical results demonstrated viability of the proposed approach. © 2007 Elsevier Ltd. All rights reserved.

Metrics

1 Record Views

Details

Logo image