Logo image
On-Chip Recovery Operation for Self-Aligned Nitride Logic Non-Volatile Memory Cells in High-K Metal Gate CMOS Technology
期刊文章   開放取用(OA)

On-Chip Recovery Operation for Self-Aligned Nitride Logic Non-Volatile Memory Cells in High-K Metal Gate CMOS Technology

Po-Yen Lin, Yu-Lun Chiu, Yuh-Te Sung, Jim Chen, Tzong-Sheng Chang, Ya-Chin KingChrong Jung Lin
IEEE Journal of the Electron Devices Society, 卷.3(6), 頁碼.463-467
11/2015

摘要

Charge pumping nonvolatile memory reliability self-recovery Biotechnology Electrical and Electronic Engineering Electronic Optical and Magnetic Materials
A new on-chip recovery operation is proposed in the self-aligned nitride (SAN) cell. Merged nitride spacer is sandwiched between high-k metal gate stacks in nano-meter CMOS process. The scaled gate length enables the SAN cell be erased by band-to-band hot hole. For multiple-time-programming operation, two effective recovery methods are proposed to recover on/off window after cycling stress. Both ac and dc methods are applied to eliminate deep-trapped charges via electrical self-heating. Experimental data demonstrates dc recovery methods that provide nearly full damage anneal capability and, in turn, effectively extend SAN cell's endurance level.

檔案與連結 (1)

url
https://doi.org/10.1109/JEDS.2015.2475257檢視
已出版(紀錄版本) 開放

相關連結

指標

1 檢視次數

詳細資料

Logo image