Abstract
The letter presents a systolic architecture that can efficiently perform the encoding operations of waveform vector quantization using the squared-error distortion measure. In the system, squared-error cells and comparing cells are used to achieve modularity and concurrency. An index offset approach is employed for reducing I/O pins.